

1.5A Gate Drive Photocoupler

Product Description

The EMD2A314 series Photo coupler is ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications and inverters in power supply system. It contains an LED optically coupled to an integrated circuit with a power output stage.

The 1.5A peak output current is capable of directly driving most MOSFETs. For MOSFETs with higher ratings, the EMD2A314 series can be used to drive a discrete power stage which drives the MOSFET gate.

The Photo coupler operational parameters are guaranteed over the temperature range from $-40^{\circ}\text{C} \sim +110^{\circ}\text{C}$.

Applications

- IGBT/ MOSFET gate drive
- Photovoltaic (PV) power conditioning systems
- Industrial inverters
- AC Servos and DC brushless motor drivers
- Switching power supply
- Induction cook-top

Features

- 1.5 A maximum peak output current
- 0.8A minimum peak output current
- Rail-to-rail output voltage
- 110 ns maximum propagation delay
- Under Voltage Lock Out protection (UVLO) with hysteresis
- Wide operating range: 10 to 30 Volts (VCC)
- Guaranteed performance over temperature -40°C ~ +110°C.

Safety approved

- UL1577 recognized with 3750 Vrms for 1 minute for EMD2A314-SK and 5000 Vrms for 1 minute for EMD2A314-SL Certificate No. E529603
- IEC/EN/DIN EN 60747-5-5 Approved

 Viorm = 891 Vpeak for EMD2A314-SK

 Viorm = 1140 Vpeak for EMD2A314-SL


 Certificate No. 40055846
- CQC approved: GB4943.1-2011Certificate No. CQC22001358589

SCHEMATIC	PIN DEFINITION	PACKAGE
1 µF V ₀ > 5V Cc = 10V to 30V 5 1	1.Anode 2.NC 3.Cathode 4.Vss 5.VO 6.Vcc	

Publication Date: Nov. 2023 Revision: 1.0 1/13



Connection Diagram



Order Information

EMD2A314-00S###%FR1

Internal control Code
 S### SK06: LSOP-6 Package 7mm clearance
 SL06: LSOP-6 Package 8mm clearance
 E: RoHS & Halogen free package with VDE
 N: RoHS & Halogen free package
 -40 to 110°C temperature rating

R1 Packing in Tape & Reel

Order, Mark & Packing Information

Package	Product ID	Mark		Packing
	EMD2A314-00SK06EFR1 EMD2A314-00SL06EFR1	314 HV	E : ESMT YY : Date code (Year) WW : Date code (Week)	Tape &
LSOP-6	EMD2A314-00SK06NFR1 EMD2A314-00SL06NFR1	314 H	314 : Part Number H : Internal Tracking Code V : VDE Option	Reel 3Kpcs

Publication Date: Nov. 2023 Revision: 1.0 2/13



Truth Table

LED	V _{CC} -V _{SS} (Turn-ON)	Vcc-Vss (Turn-OFF)	VO
OFF	0V to 30V	0V to 30V	Low
ON	0V to 6.9V	0V to 5.9V	Low
ON	6.9V to 8.7V	5.9V to 7.5V	Transition
ON	8.7V to 30V	7.5V to 30V	High

Note 1: A 0.1µF bypass capacitor must be connected between Vcc and Vss.

Absolute Maximum Ratings (Ta = 25°C unless otherwise specified)

Parameter	Symbol	Min	Max	Unit
Storage Temperature	Tstg	-55	125	°C
Operating Temperature	Topr	-40	110	°C
Output IC Junction Temperature	TJ	-	125	°C
Total Output Supply Voltage	(VCC -VSS)	0	35	V
Average Forward Input Current	IF	-	20	mA
Reverse Input Voltage	VR	-	5	V
"High" Peak Output Current (Note3)	IOH (PEAK)	0.8	1.5	Α
"Low" Peak Output Current (Note3)	IOL (PEAK)	0.8	1.5	Α
Output Voltage	VO (PEAK)	-0.5	Vcc	V
Power Dissipation	PI	-	45	mW
Output IC Power Dissipation	PO	-	250	mW
Lead Solder Temperature	Tsol	-	260	°C

Note 2: Ambient temperature = 25°C, unless otherwise specified. Stresses exceeding the absolute maximum ratings can cause permanent damage to the device. Exposure to absolute maximum ratings for long periods of time can adversely affect reliability.

Recommended Operation Condition

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-40	110	°C
Supply Voltage	Vcc	10	30	V
Input Current (ON)	I _{F(ON)}	7	16	mA
Input Voltage (OFF)	V _{F(OFF)}	-3.0	0.8	V

Publication Date: Nov. 2023 Revision: 1.0 **3/13**

Elite Semiconductor Microelectronics Technology Inc.

Note 3: Exponential waveform. Pulse width \leq 10 μ s, f \leq 15 kHz



IEC/EN/DIN EN 60747-5-5 Insulation Characteristics

Description	Symbol	EMD2A314-SK	EMD2A314-SL	Unit			
Climatic Classification		55/100/21	55/100/21				
Pollution Degree (DIN VDE 0110/1.89)		2	2				
Maximum Working Insulation Voltage	Viorm	891	1140	Vpeak			
Input to Output Test Voltage, Method a (Note 4) VIORMX 1.875=VPR, 100% Production Test With tm=10sec, Partial discharge < 5pC	Vpr	1671	2137	Vpeak			
Input to Output Test Voltage, Method a (Note 4) VIORM X 1.875=VPR, 100% Production Test With tm=10sec, Partial discharge < 5pC	Vpr	1426	1824	Vpeak			
Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 60sec)	VIOTM	6000	8000	V _{peak}			
Safety-limiting values – maximum values allowed in the event of a failure							
Case Temperature	Ts	175	175	\mathcal{C}			
Input Current	IS, INPUT	150	150	mA			
Output Power	Ps, оитрит	600	600	mW			
Insulation Resistance at TS, V10 = 500 V	Rs	>109	>109	Ω			

Note 4: Refer to the optocoupler section of th Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits. Surface mount classification is Class A accordance with CECC 00802.

Insulation and Safety-Related Specifications

Parameter	Symala al	EMD2A		Unit	Conditions
rarameter	Symbol	314-SK	314-SL	Uniii	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.0	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	8.0	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	>175	٧	DIN IEC 112/VDE 0303 Part 1.

Publication Date: Nov. 2023
Revision: 1.0 4/13



Electrical Characteristics

All Typical values at T_A = 25°C and V_{CC} – V_{SS} = 30 V, unless otherwise specified; all minimum and maximum specifications are at recommended operating condition.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition		
Input Characteristics								
Input Forward Voltage	VF	1.6	1.9	2.4	V	IF=10mA		
Input Forward Voltage Temperature Coefficient	ΔVF/ ΔΤ	-	-1.237	-	mV/°C	IF=10mA		
Input Reverse Voltage	BVR	5	-	-	V	IR = 10μA		
Input Threshold Current (Low to High)	IFLH	-	0.6	2	mA	V _O > 5V, I _O = 0A		
Input Threshold Voltage (High to Low)	VFHL	0.8	-	-	٧	VCC = 30 V, VO< 5V		
Input Capacitance	CIN	-	60	-	рF	f = 1 MHz, VF = 0 V		
		Outp	out Char	acteristic	s			
High Level Supply Current	ICCH	-	1.55	3	mA	I _F = 10 mA, V _{CC} = 30 V, V _O = Open, Rg = 30Ω, Cg = 3 nF		
Low Level Supply Current	ICCL	-	1.92	3	mA	I _F = 0 mA, V _{CC} = 30 V, V _O = Open, Rg = 30Ω, Cg = 3 nF		
High level output current (Note 5)	IOH	0.8	-	-	Α	I _F = 10 mA, VCC = 30V VO = VCC - 4V		
Low level output current (Note 5)	IOL	0.8	-	ı	Α	I _F = 0 mA, VCC = 30V VO = VSS + 4V		
High level output voltage (Note 6, 7)	VOH	29.4	29.69	ı	٧	IF = 10mA, IO = -100mA		
Low level output voltage	VOL	-	0.17	0.4	٧	$I_F = 0 \text{ mA}, IO = 100 \text{ mA}$		
	VUVLO+	6.9	7.8	8.7	٧	VO> 5V, IF = 10 mA		
UVLO Threshold Note 5: Maximum pulse wid	VUVLO-	5.9	6.9	7.5	٧	VO< 5V, IF = 10 mA		

Note 5: Maximum pulse width = $10 \mu s$.

Publication Date: Nov. 2023 Revision: 1.0 5/13

Note 6: In this test VOH is measured with a dc load current. When driving capacitive loads, VOH will approach VCC as IOH approaches zero amps.

Note 7: Maximum pulse width = 1 ms.



Switching Specification

All Typical values at TA = 25° C and $V_{CC} - V_{SS} = 30$ V, unless otherwise specified; all minimum and maximum specifications are at recommended operating condition.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Propagation Delay Time toHigh Output Level	† _{PLH}	-	54	110		
Propagation Delay Time toLow Output Level	† _{PHL}	-	69	110	ns	$Rg = 30\Omega$,
Pulse Width Distortion	PWD	-	22	70		Cg = 3 nF, f = 10 kHz,
Propagation Delay Difference Between Any Two Parts	PDD († _{PHL} - † _{PLH})	-100	-	+100		Duty Cycle = 50% IF = 10mA, VCC = 30V
Output Rise Time (10 to 90%)	† _r	-	10	-		
Output Fall Time (90 to 10%)	† _f	-	10	-		
Common mode transient immunity at high level output (Note 8, 9)	CM _H	20	40	-	kV/µs	IF= 7 to 16mA VCC= 30V, TA= 25 °C, VCM= 1kV
Common mode transient immunity at low level output (Note 8, 10)	CML	20	40	-	kV/µs	IF=0mA VCC= 30V, TA= 25 °C, VCM= 1kV

Note 8: Pin 2 needs to be connected to LED common.

Note 9: Common mode transient immunity in the high state is the maximum tolerable dVCM/dt of the common mode pulse, VCM, to assure that the output will remain in the high state (meaning VO > 10.0V).

Note 10: Common mode transient immunity in a low state is the maximum tolerable dVCM/dt of the common mode pulse, VCM, to assure that the output will remain in a low state (meaning VO < 1.0V).

Isolation characteristic

All Typical values at $T_A = 25^{\circ}$ C and $V_{CC} - V_{SS} = 30$ V, unless otherwise specified; all minimum and maximum specifications are at recommended operating condition.

Parameter	Symbo	Device	Min.	Тур.	Max.	Unit	Test Condition
Withstand Insulation	V/	EMD2A314-SK	5000			V	RH ≤ 40%-60%,
Test Voltage (Note 11, 12)	Viso	EMD2A314-SL	5000	5000 -		V	t = 1 min, T _A = 25 °C
Input-Output Resistance (Note 11)	RI-O	-	-	1012	-	Ω	V _{I-O} = 500V DC


Note 11: Device is considered a two terminal device: pins 1, 2, 3 are shorted together and pins 4, 5, 6 are shorted together.

Note 12: According to UL1577, each photo coupler is tested by applying an insulation test voltage 6000VRMS for one second (leakage current less than 10uA). This test is performed before the 100% production test for partial discharge.

Publication Date: Nov. 2023 Revision: 1.0 **6/13**




Typical Performance Curves & Test Circuits



Elite Semiconductor Microelectronics Technology Inc.


Publication Date: Nov. 2023 Revision: 1.0 7/13






Publication Date: Nov. 2023 Revision: 1.0 **8/13**









Package Outline Drawing L-SOP 6L (277mil, 7mm clearance)





TOP VIEW

SIDE VIEW





Crimbol	Dimension	on in mm		
Symbol	Min.	Max.		
А	1.70	2.30		
A1	0.10	0.30		
ь	0.30	0.50		
С	0.20	0.30		
D	4.20	4.80		
Е	6.51	7.11		
E1	9.40	10.00		
е	1.27 BSC			
L	0.70	1.20		

Publication Date: Nov. 2023 Revision: 1.0 10/13




Package Outline Drawing L-SOP 6L (277mil, 8mm clearance)





TOP VIEW

SIDE VIEW



Cymbol	Dimension in mm					
Symbol	Min.	Max.				
А	1.70	2.30				
A1	0.10	0.30				
Ъ	0.30	0.50				
С	0.20	0.30				
D	4.20	4.80				
Е	6.51	7.11				
E1	11.20	11.80				
е	1.27 BSC					
L	0.50	1.00				

Publication Date: Nov. 2023 Revision: 1.0 11/13



Revision History

Revision	Date	Description
0.1	2021.12.15	Preliminary version
0.2	2022.10.06	Update: Safety information Clearance information Peak current
0.3	2022.11.04	Update: Application & Safety information Marking information
1.0	2023.11.02	Remove "preliminary" to V1.0 and update POD

Publication Date: Nov. 2023 Revision: 1.0 12/13



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Nov. 2023 Revision: 1.0 13/13