

Flash

1 Gbit (128M x 8) 3.3V NAND Flash Memory

FEATURES

Voltage Supply: 3.3V (2.7V~3.6V)

Organization

- Memory Cell Array: (128M + 4M) x 8bit

Data Register: (2K + 64) x 8bit
Automatic Program and Erase
Page Program: (2K + 64) Byte
Block Erase: (128K + 4K) Byte

Page Read Operation
Page Size: (2K + 64) Byte
Random Read: 25us (Max.)
Serial Access: 25ns (Min.) (3.3V)

Memory Cell: 1bit/Memory Cell

Fast Write Cycle Time

Program time: 400us - typicalBlock Erase time: 4ms - typical

• Command/Address/Data Multiplexed I/O Port

• Hardware Data Protection

- Program/Erase Lockout During Power Transitions

• Reliable CMOS Floating Gate Technology

- ECC Requirement: - 1bit/528Byte

- Endurance: 100K Program/Erase cycles

- Data Retention: 10 years

• Command Register Operation

Automatic Page 0 Read at Power-Up Option

- Boot from NAND support

- Automatic Memory Download

• NOP: 4 cycles

• Cache Program Operation for High Performance Program

· Cache Read Operation

· Copy-Back Operation

• EDO mode

OTP Operation

• Bad-Block-Protect

ORDERING INFORMATION

Product ID	Speed	Package	Comments
F59L1G81LB -25TG2M	25 ns	48 pin TSOPI	Pb-free
F59L1G81LB -25BG2M	25 ns	63 ball BGA	Pb-free
F59L1G81LB -25BCG2M	25 ns	67 ball BGA	Pb-free

GENERAL DESCRIPTION

The device is a 128Mx8bit with spare 4Mx8bit capacity. The device is offered in 3.3V Vcc Power Supply. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased.

The device contains 1024 blocks, composed by 64 pages consisting in two NAND structures of 32 series connected Flash cells. A program operation allows to write the 2,112-Byte page in typical 400us and an erase operation can be performed in typical 3ms on a 128K-Byte for X8 device block.


Data in the page mode can be read out at 25ns cycle time per

Byte. The I/O pins serve as the ports for address and command inputs as well as data input/output. The copy back function allows the optimization of defective blocks management: when a page program operation fails the data can be directly programmed in another page inside the same array section without the time consuming serial data insertion phase. The cache program feature allows the data insertion in the cache register while the data register is copied into the Flash array. This pipelined program operation improves the program throughput when long files are written inside the memory. A cache read feature is also implemented. This feature allows to dramatically improving the read throughput when consecutive pages have to be streamed out. This device includes extra feature: Automatic Read at Power Up.




PIN CONFIGURATION (TOP VIEW)

(TSOPI 48L, 12mm X 20mm Body, 0.5mm Pin Pitch)



BALL CONFIGURATION (TOP VIEW)


(BGA 63 BALL, 9mm X 11mm Body, 0.8 Ball Pitch)





BALL CONFIGURATION (TOP VIEW)

(BGA 67 Ball, 6.5mmx8mmx1.0mm Body, 0.8mm Ball Pitch)





Pin Description


Symbol	Pin Name	Functions
I/O0~I/O7	Data Inputs / Outputs	The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	Command Latch Enable	The CLE input controls the activating path for commands sent to the internal command registers. Commands are latched into the command register through the I/O ports on the rising edge of the $\overline{\rm WE}$ signal with CLE high.
ALE	Address Latch Enable	The ALE input controls the activating path for addresses sent to the internal address registers. Addresses are latched into the address register through the I/O ports on the rising edge of $\overline{\text{WE}}$ with ALE high.
CE	Chip Enable	The $\overline{\text{CE}}$ input is the device selection control. When the device is in the Busy state, $\overline{\text{CE}}$ high is ignored, and the device does not return to standby mode in program or erase operation. Regarding $\overline{\text{CE}}$ control during read operation, refer to 'Page read' section of Device operation.
LOCK	LOCK	When LOCK is HIGH during power-up, the BLOCK LOCK function is enabled. To disable BLOCK LOCK, connect LOCK to VSS during power-up, or leave it unconnected (internal pull-down).
RE	Read Enable	The \overline{RE} input is the serial data-out control, and when it is active low, it drives the data onto the I/O bus. Data is valid t_{REA} after the falling edge of \overline{RE} which also increments the internal column address counter by one.
WE	Write Enable	The $\overline{\text{WE}}$ input controls writes to the I/O ports. Commands, address and data are latched on the rising edge of the $\overline{\text{WE}}$ pulse.
WP	Write Protect	The $\overline{\text{WP}}$ pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the $\overline{\text{WP}}$ pin is active low.
R/B̄	Ready / Busy Output	The R/\overline{B} output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in progress and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
Vcc	Power	V _{CC} is the power supply for device.
Vss	Ground	
NC	No Connection	Lead is not internally connected.

Note: Connect all V_{CC} and V_{SS} pins of each device to common power supply outputs. Do not leave V_{CC} or V_{SS} disconnected.


Publication Date: May 2019 Revision: 1.1 4/49



BLOCK DIAGRAM



ARRAY ORGANIZATION



Array Address

	1/00	I/O1	I/O2	I/O3	I/O4	I/O5	1/06	1/07	Address
1st cycle	A0	A1	A2	A3	A4	A5	A6	A7	Column Address
2nd cycle	A8	A9	A10	A11	L*	L*	L*	L*	Column Address
3rd cycle	A12	A13	A14	A15	A16	A17	A18	A19	Row Address
4th cycle	A20	A21	A22	A23	A24	A25	A26	A27	Row Address

Note:

- 1. Column Address: Starting Address of the Register.
- 2. *L must be set to "Low".
- 3. The device ignores any additional input of address cycles than required.
- 4. A12~A17 are for Page Address, A18~A27 are for Block Address

Publication Date: May 2019 Revision: 1.1 5/49



Product Introduction

The device is a 1Gbit memory organized as 128K rows (pages) by 2,112x8 columns. Spare 64x8 columns are located from column address of 2,048~2,111. A 2,112-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 1,024 separately erasable 128K-byte blocks. It indicates that the bit-by-bit erase operation is prohibited on the device.

The device has addresses multiplexed into 8 I/Os. This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing $\overline{\text{WE}}$ to low while $\overline{\text{CE}}$ is low. Those are latched on the rising edge of $\overline{\text{WE}}$. Command Latch Enable (CLE) and Address Latch Enable (ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution.

In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another page without need for transporting the data to and from the external buffer memory.

Command Set

Function	1st Cycle	2nd Cycle	Acceptable Command during Busy
Read	00h	30h	
Read for Copy Back	00h	35h	
Read ID	90h	-	
Reset	FFh	-	0
BLOCK UNLOCK LOW / HIGH	23h	24h	
BLOCK LOCK	2Ah		
BLOCK LOCK-TIGHT	2Ch		
BLOCK LOCK READ STATUS	7Ah		0
Page Program	80h	10h	
Copy-Back Program	85h	10h	
Block Erase	60h	D0h	
Random Data Input ⁽¹⁾	85h	-	
Random Data Output ⁽¹⁾	05h	E0h	
Read Status	70h	-	0
Cache Program	80h	15h	
Cache Read	31h	-	
Read Start For Last Page Cache Read	3Fh	-	

Note: Random Data Input / Output can be executed in a page.

Publication Date: May 2019 Revision: 1.1 6/49



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
	Vcc	-0.6 to +4.6	
Voltage on any pin relative to V _{SS}	V _{IN}	-0.6 to +4.6	V
	V _{I/O}	-0.6 to V _{CC} + 0.3 (< 4.6)	
Temperature Under Bias	T _{BIAS}	-40 to +125	$^{\circ}\mathbb{C}$
Storage Temperature	T _{STG}	-65 to +150	$^{\circ}\mathbb{C}$
Short Circuit Current	los	5	mA

Note:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be
 restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. Minimum Voltage may undershoot to -2V during transition and for less than 20 ns during transitions.
- 3. Maximum Voltage may overshoot to VCC +2.0V during transition and for less than 20 ns during transitions.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, $T_A = 0$ to 70° C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	2.7	3.3	3.6	V
Supply Voltage	Vss	0	0	0	V

DC AND OPERATION CHARACTERISTICS

(Recommended operating conditions otherwise noted)

Pa	rameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Operating	Page Read with Serial Access	Icc1	t _{RC} =25ns, \overline{CE} =V _{IL} , I _{OUT} =0mA	-	15	30	
Current	Program	I _{CC2}	-	-	15	30	mA
	Erase	Іссз	-	-	15	30	
Stand-by Curr	ent (TTL)	I _{SB1}	CE =VIH, WP =0V/Vcc	-	-	1	mA
Stand-by Curr	ent (CMOS)	I _{SB2}	$\overline{CE} = V_{CC} - 0.2$, $\overline{WP} = 0V/V_{CC}$	-	10	50	uA
Input Leakage	Current	ILI	V _{IN} =0 to V _{CC} (max)	-	-	±10	uA
Output Leaka	ge Current	ILO	Vout=0 to Vcc (max)	-	-	±10	uA
Input High Vol	tage	VIH	-	0.8 x Vcc	-	Vcc +0.3	V
Input Low Volt	age, All inputs	VIL	-	-0.3	-	0.2 x Vcc	V
Output High V	oltage Level	Vон	I _{OH} =-400uA	2.4	-	-	V
Output Low Vo	oltage Level	Vol	I _{OL} =2.1mA	-	-	0.4	V
Output Low Co	urrent (R/B)	I _{OL} (R /B)	V _{OL} =0.4V	8	10	-	mA

Note:

- 1. VIL can undershoot to -0.4V and VIH can overshoot to VCC+0.4V for durations of 20ns or less.
- 2. Typical value are measured at Vcc =3.3V, T_A=25°C. And not 100% tested.

VALID BLOCK

Symbol	Min.	Тур.	Max.	Unit
N_{VB}	1004	-	1024	Block

Note:

- 1. The device may include initial invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits which cause status failure during program and erase operation. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of initial invalid blocks.
- 2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block at the time of shipment and is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.

Publication Date: May 2019 Revision: 1.1 7/49



AC TEST CONDITION

(T_A=0 to 70°C, V_{CC}=2.7V~3.6V)

Parameter	Condition
Input Pulse Levels	0V to Vcc
Input Rise and Fall Times	5 ns
Input and Output Timing Levels	Vcc /2
Output Load*	1 TTL Gate and C∟=50pF

Note: Refer to Ready/ $\overline{\text{Busy}}$, R/ $\overline{\text{B}}$ output's Busy to Ready time is decided by the pull-up resistor (Rp) tied to the R/ $\overline{\text{B}}$ pin.

CAPACITANCE

 $(T_A=25^{\circ}C, V_{CC}=3.3V, f=1.0MHz)$

Item	Symbol	Test Condition	Min.	Max.	Unit
Input / Output Capacitance	C _{I/O}	VIL = 0V	-	8	pF
Input Capacitance	CIN	$V_{IN} = 0V$	-	8	pF

Note: Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CLE	ALE	CE	WE	RE	WP	Mode		
Н	L	L		Н	Х	Deed Mede	Command Input	
L	Н	L	1	Н	Х	Read Mode	Address Input (4 clock)	
Н	L	L	□	Н	Н	Write Mode	Command Input	
L	Н	L	□	Н	Н	vvrite iviode	Address Input (4 clock)	
L	L	L	□	Н	Н	Data Input		
L	L	L	Н	4	Х	Data Output		
Χ	Х	Χ	Х	Н	Х	During Read (E	Busy)	
Х	Х	Х	Х	Х	Н	During Program	n (Busy)	
Х	Х	Χ	Х	Χ	Н	During Erase (Busy)		
Х	X ⁽¹⁾	Х	Х	Х	L	Write Protect		
Χ	Х	Н	Х	Χ	0V/Vcc ⁽²⁾	Stand-by		

Note:

- X can be V_{IL} or V_{IH}.
- 2. WP should be biased to CMOS high or CMOS low for stand-by.

Program / Erase Characteristics

(T_A=0 to 70 $^{\circ}$ C, V_{CC}=2.7V~3.6V)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Average Program Time	t _{PROG}	-	400	950	us
Dummy Busy Time for Cache Program	t _{CBSY}	-	3	950	us
Last Page Program Time	tLPROG	-	-	1100	us
Number of Partial Program Cycles in the Same Page	Nop	-	-	4	Cycle
Block Erase Time	t _{BERS}	-	4	10	ms
Busy Time for Program / Erase on Locked Blocks	t _{LBSY}	-	-	3	us

Note:

- Typical program time is defined as the time within which more than 50% of the whole pages are programmed at 3.3V V_{CC} and 25°C temperature.
- tPROG is the average program time of all pages. Users should be noted that the program time variation from page to page is possible.
- 3. t_{LPROG}= t_{PROG}(last page)+ t_{PROG}(last-1 page)- Command load time(last page)-Address load time(last page)- Data load time(last page).

Publication Date: May 2019 Revision: 1.1 8/49



AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min.	Max.	Unit
CLE Setup Time	t _{CLS} ⁽¹⁾	12	-	ns
CLE Hold Time	tclh	5	-	ns
CE Setup Time	tcs ⁽¹⁾	20	-	ns
CE Hold Time	tсн	5	-	ns
WE Pulse Width	t wp	12	-	ns
ALE Setup Time	t _{ALS} ⁽¹⁾	12	-	ns
ALE Hold Time	talh	5	-	ns
Data Setup Time	t _{DS} ⁽¹⁾	12	-	ns
Data Hold Time	t _{DH}	5	-	ns
Write Cycle Time	t _{WC}	25	-	ns
WE High Hold Time	t _{WH}	10	-	ns
Address to Data Loading Time	t _{ADL} ⁽²⁾	100	-	ns

Note:

- 1. The transition of the corresponding control pins must occur only once while \overline{WE} is held low.
- 2. t_{ADL} is the time from the \overline{WE} rising edge of final address cycle to the \overline{WE} rising edge of first data cycle.



AC Characteristics for Operation

Parameter		Symbol	Min.	Max.	Unit
Data Transfer from Cell to F	Register	t _R	-	25	us
ALE to RE Delay	t _{AR}	10	-	ns	
CLE to RE Delay		tclr	10	-	ns
Ready to RE Low		t _{RR}	20	-	ns
RE Pulse Width		t _{RP}	12	-	ns
WE High to Busy		t _{WB}	-	100	ns
WP Low to WE Low (dis	sable mode)	4	100		2
WP High to WE Low (er	nable mode)	t _{WW}	100		ns
Read Cycle Time		t _{RC}	25	-	ns
RE Access Time		trea	-	20	ns
CE Access Time		tcea	-	25	ns
RE High to Output Hi-Z	RE High to Output Hi-Z		-	100	ns
CE High to Output Hi-Z		tcHz	-	30	ns
CE High to ALE or CLE Do	on't Care	t _{CSD}	0	-	ns
RE High to Output Hold		trhoh	15	-	ns
RE Low to Output Hold		trloh	5	-	ns
CE High to Output Hold		tсон	15	-	ns
RE High Hold Time		t _{REH}	10	-	ns
Output Hi-Z to RE Low		t _{IR}	0	-	ns
RE High to WE Low		t _{RHW}	100	-	ns
WE High to RE Low		t _{WHR}	60	-	ns
Read			-	5	us
Device Resetting	Program	t _{RST}	-	10	us
Time during	Erase	ICOI	-	500	us
	Ready		-	5 ⁽¹⁾	us
Cache Busy in Read Cache 31h and 3Fh)	(following	tdcbsyr	-	30	us

Note:

1. If reset command (FFh) is written at Ready state, the device goes into Busy for maximum 5us.



NAND Flash Technical Notes Mask Out Initial Invalid Block(s)

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by ESMT. The information regarding the initial invalid block(s) is called the initial invalid block information. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) via address mapping.

The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.


Identifying Initial Invalid Block(s) and Block Replacement Management

All device locations are erased (FFh) except locations where the initial invalid block(s) information is written prior to shipping. The initial invalid block(s) status is defined by the 1st byte in the spare area. ESMT makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the 1st byte column address in the spare area.

Do not erase or program factory-marked bad blocks. The host controller must be able to recognize the initial invalid block information and to create a corresponding table to manage block replacement upon erase or program error when additional invalid blocks develop with Flash memory usage.

Publication Date: May 2019 Revision: 1.1 11/49

Algorithm for Bad Block Scanning



Check "FFh" at the 1st Byte column address in the spare area of the 1st and 2nd page in the block.

```
For (i=0; i<Num_of_LUs; i++)
{
    For (j=0; j<Blocks_Per_LU; j++)
    {
        Defect_Block_Found=False;
        Read_Page(lu=i, block=j, page=0);
        If (Data[coloumn=First_Byte_of_Spare_Area]!=FFh)        Defect_Block_Found=True;
        Read_Page(lu=i, block=j, page=1);
        If (Data[coloumn=First_Byte_of_Spare_Area]!=FFh)        Defect_Block_Found=True;

        If (Defect_Block_Found) Mark_Block_as_Defective(lu=i, block=j);
    }
}
```



Error in Write or Read Operation


Within its lifetime, additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. In case of Read, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The additional block failure rate does not include those reclaimed blocks.

	Failure Mode	Detection and Countermeasure sequence
Write	Erase Failure	Read Status after Erase → Block Replacement
vviile	Program Failure	Read Status after Program → Block Replacement
Read	Up to 1 bit Failure	Verify ECC → ECC Correction

Note: Error Correcting Code \rightarrow RS Code or BCH Code etc.

Example: 1bit correction / 528Byte


Program Flow Chart




Publication Date: May 2019 Revision: 1.1 13/49



Erase Flow Chart











Block Replacement



Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (Least Significant Bit) page of the block to MSB (Most Significant Bit) pages of the block. Random page address programming is prohibited. In this case, the definition of LSB page is the LSB among the pages to be programmed. Therefore, LSB page doesn't need to be page 0.






System Interface Using $\overline{\text{CE}}$ don't-care

For an easier system interface, $\overline{\text{CE}}$ may be inactive during the data-loading or serial access as shown below. The internal 2,112byte data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications that use slow cycle time on the order of μ -seconds, de-activating $\overline{\text{CE}}$ during the data-loading and serial access would provide significant savings in power consumption.

Program/Read Operation with "CE not-care"







Address Information

I/O	DATA	ADDRESS					
I/Ox	Data In / Out	Col. Add1	Col. Add1 Col. Add2 Row Add1				
I/O0 ~ I/O7	2,112 Byte	A0 ~ A7	A8 ~ A11	A12 ~ A19	A20 ~ A27		

Command Latch Cycle




Address Latch Cycle






Input Data Latch Cycle



Serial access Cycle after Read (CLE = L, ALE = L, \overline{WE} = H)




Note:

- 1. Dout transition is measured at $\pm 200 \text{mV}$ from steady state voltage at I/O with load.
- 2. t_{RHOH} starts to be valid when frequency is lower than 33MHz.




Serial access Cycle after Read (EDO Type CLE = L, ALE = L, \overline{WE} = H)



Note:


- Transition is measured at +/-200mV from steady state voltage with load. This parameter is sample and not 100% tested. (t_{CHZ}, t_{RHZ})
- 2. trloh is valid when frequency is higher than 33MHZ. trhoh starts to be valid when frequency is lower than 33MHZ.

Status Read Cycle







Read Operation (Read One Page)



Read Operation (Intercepted by $\overline{\sf CE}$)











Page Program Operation




Page Program Operation with Random Data Input




Note: t_{ADL} is the time from \overline{WE} rising edge of final address cycle to the \overline{WE} rising edge of first data cycle.



Copy-Back Operation with Random Data Input




Cache Program Operation






Cache Read Operation






Block Erase Operation




Read ID Operation

00h Address



20h Address



ID Definition Table

ID Access command = 90h

Maker Code	Device Code	3 rd Cycle	4 th Cycle	5 th Cycle
C8h	D1h	80h	95h	42h

	Description
1 st Byte	Maker Code
2 nd Byte	Device Code
3 rd Byte	Internal Chip Number, Cell Type, etc
4 th Byte	Page Size, Block Size, etc
5 th Byte	Plane Number, Plane Size



3rd ID Data

	Description	1/07	1/06	I/O5	1/04	I/O3	1/02	I/O1	1/00
	1							0	0
Internal Chip Number	2							0	1
Internal Chip Number	4							1	0
	8							1	1
	2 Level Cell					0	0		
Cell Type	4 Level Cell					0	1		
Cell Type	8 Level Cell					1	0		
	16 Level Cell					1	1		
Number of	1			0	0				
Simultaneously	2			0	1				
Programmed Pages	4			1	0				
1 rogrammed r ages	8			1	1				
Interleave Program	Not Support		0						
Between Multiple Chips	Support		1						
Cache Program	Not Support	0							
Cache i Togram	Support	1							

4th ID Data

	Description	1/07	1/06	I/O5	I/O4	I/O3	1/02	I/O1	1/00
	1KB							0	0
Page Size	2KB							0	1
(w/o redundant area)	4KB							1	0
	8KB							1	1
	64KB			0	0				
Block Size	128KB			0	1				
(w/o redundant area)	256KB			1	0				
	512KB			1	1				
Redundant Area Size	8						0		
(Byte/512Byte)	16						1		
Organization	x8		0						
Organization	x16		1						
	45ns	0				0			
Serial Access Time	Reserved	0				1			
	25ns	1				0			
	Reserved	1				1			

Publication Date: May 2019 Revision: 1.1 27/49



5th ID Data

	Description	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	1/00
	4bit/528B							0	0
FOO Laviel	2bit/528B							0	1
ECC Level	1bit/528B							1	0
	Reserved							1	1
	1					0	0		
Plane Number	2					0	1		
Plane Number	4					1	0		
	8					1	1		
	64Mb		0	0	0				
	128Mb		0	0	1				
	256Mb		0	1	0				
Plane Size	512Mb		0	1	1				
(w/o redundant area)	1Gb		1	0	0				
	2Gb		1	0	1				
	4Gb		1	1	0				
	8Gb		1	1	1				
Reserved	Reserved	0							



DEVICE OPERATION

Page Read


Upon initial device power up, the device defaults to Read mode. This operation is also initiated by writing 00h command, four-cycle address, and 30h command. After initial power up, the 00h command can be skipped because it has been latched in the command register. The 2,112Byte of data on a page are transferred to cache registers via data registers within 25us (t_R). Host controller can detect the completion of this data transfer by checking the R/\bar{B} output. Once data in the selected page have been loaded into cache registers, each Byte can be read out in 25ns cycle time by continuously pulsing $R\bar{E}$. The repetitive high-to-low transitions of $R\bar{E}$ clock signal make the device output data starting from the designated column address to the last column address.

The device can output data at a random column address instead of sequential column address by using the Random Data Output command. Random Data Output command can be executed multiple times in a page.

After power up, device is in read mode so 00h command cycle is not necessary to start a read operation.

A page read sequence is illustrated in Figure below, where column address, page address are placed in between commands 00h and 30h. After t_R read time, the R/\bar{B} de-asserts to ready state. Read Status command (70h) can be issued right after 30h. Host controller can toggle $R\bar{E}$ to access data starting with the designated column address and their successive bytes.


Read Operation



Publication Date: May 2019 Revision: 1.1 29/49



Random Data Output In a Page






Page Program

The device is programmed based on the unit of a page. Addressing of page program operations within a block should be in sequential order. A complete page program cycle consists of a serial data input cycle in which up to 2,112byte of data can be loaded into data register via cache register, followed by a programming period during which the loaded data are programmed into the designated memory cells.


The serial data input cycle begins with the Serial Data Input command (80h), followed by a four-cycle address input and then serial data loading. The bytes not to be programmed on the page do not need to be loaded. The column address for the next data can be changed to the address follows Random Data Input command (85h). Random Data Input command may be repeated multiple times in a page. The Page Program Confirm command (10h) starts the programming process. Writing 10h alone without entering data will not initiate the programming process. The internal write engine automatically executes the corresponding algorithm and controls timing for programming and verification, thereby freeing the host controller for other tasks. Once the program process starts, the host controller can detect the completion of a program cycle by monitoring the R/B output or reading the Status bit (I/O6) using the Read Status command. Only Read Status and Reset commands are valid during programming. When the Page Program operation is completed, the host controller can check the Status bit (I/O0) to see if the Page Program operation is successfully done. The command register remains the Read Status mode unless another valid command is written to it.

A page program sequence is illustrated in Figure below, where column address, page address, and data input are placed in between 80h and 10h. After t_{PROG} program time, the R/\overline{B} de-asserts to ready state. Read Status command (70h) can be issued right after 10h.

Program & Read Status Operation



Random Data Input In a page






Cache Program

Cache Program is an extension of Page Program, which is executed with 2,112 byte data registers, and is available only within a block. Since the device has 1 page of cache memory, serial data input may be executed while data stored in data register are programmed into memory cell.

After writing the first set of data up to 2,112 bytes into the selected cache registers, Cache Program command (15h) instead of actual Page Program (10h) is inputted to make cache registers free and to start internal program operation. To transfer data from cache registers to data registers, the device remains in Busy state for a short period of time (t_{CBSY}) and has its cache registers ready for the next data-input while the internal programming gets started with the data loaded into data registers. Read Status command (70h) may be issued to find out when cache registers become ready by polling the Cache-Busy status bit (I/O6). Pass/fail status of only the previous page is available upon the return to Ready state. When the next set of data is inputted with the Cache Program command, t_{CBSY} is affected by the progress of pending internal programming. The programming of the cache registers is initiated only when the pending program cycle is finished and the data registers are available for the transfer of data from cache registers. The status bit (I/O5) for internal Ready/Busy may be polled to identity the completion of internal programming. If the system monitors the progress of programming only with R/B, the last page of the target programming sequence must be programmed with actual Page Program command (10h).

Cache Program (available only within a block)



Note:

- 1. Since programming the last page does not employ caching, the program time has to be that of Page Program. However, if the previous program cycle with the cache data has not finished, the actual program cycle of the last page is initiated only after completion of the previous cycle, which can be expressed as the following formula.
- 2. t_{LPROG} = Program time for the last page + Program time for the (last-1)th page (Program command cycle time + Last page data loading time)


Publication Date: May 2019 Revision: 1.1 32/49




Copy-Back Program

Copy-Back Program is designed to efficiently copy data stored in memory cells without time-consuming data reloading when there is no bit error detected in the stored data. The benefit is particularly obvious when a portion of a block is updated and the rest of the block needs to be copied to a newly assigned empty block. Copy-Back operation is a sequential execution of Read for Copy-Back and of Copy-Back Program with Destination address. A Read for Copy-Back operation with "35h" command and the Source address moves the whole 2,112byte data into the internal buffer. The host controller can detect bit errors by sequentially reading the data output. Copy-Back Program is initiated by issuing Page-Copy Data-Input command (85h) with Destination address. If data modification is necessary to correct bit errors and to avoid error propagation, data can be reloaded after the Destination address. Data modification can be repeated multiple times as shown in Figure below. Actual programming operation begins when Program Confirm command (10h) is issued. Once the program process starts, the Read Status command (70h) may be entered to read the status register. The host controller can detect the completion of a program cycle by monitoring the R/\bar{B} output, or the Status bit (I/O6) of the Status Register. When the Copy-Back Program is complete, the Status Bit (I/O0) may be checked. The command register remains Read Status mode until another valid command is written to it.

Page Copy-Back Program Operation



Page Copy-Back Program Operation with Random Data Input



Publication Date: May 2019 Revision: 1.1 33/49




Block Erase

The block-based Erase operation is initiated by an Erase Setup command (60h), followed by a two-cycle row address, in which only Plane address and Block address are valid while Page address is ignored. The Erase Confirm command (D0h) following the row address starts the internal erasing process. The two-step command sequence is designed to prevent memory content from being inadvertently changed by external noise.

At the rising edge of $\overline{\text{WE}}$ after the Erase Confirm command input, the internal control logic handles erase and erase-verify. When the erase operation is completed, the host controller can check Status bit (I/O0) to see if the erase operation is successfully done. Figure below illustrates a block erase sequence, and the address input (the first page address of the selected block) is placed in between commands 60h and D0h. After $\overline{\text{tBERS}}$ erase time, the $\overline{\text{R/B}}$ de-asserts to ready state. Read Status command (70h) can be issued right after D0h to check the execution status of erase operation.

Block Erase Operation



One-Time Programmable (OTP) Operations

This device flash device offers one-time programmable memory area. Thirty full pages of OTP data are available on the device, and the entire range is guaranteed to be good. The OTP area is accessible only through the OTP commands.

The OTP area leaves the factory in an unwritten state. The OTP area cannot be erased, whether it is protected or not. Protecting the OTP area prevents further programming of that area.

The OTP area is only accessible while in OTP operation mode. To set the device to OTP operation mode, issue the Set Feature (EFh-90h-01h) command. When the device is in OTP operation mode, subsequent Read and/or Page Program are applied to the OTP area. When you want to come back to normal operation, you need to use EFh-90h-00h for OTP mode release. Otherwise, device will stay in OTP mode.

To program an OTP page, issue the Serial Data Input (80h) command followed by address cycles. The number of address cycles depends on the memory density; 4-byte address input is needed for 512Mb or 1Gb product, while 5-byte address input is needed for 2Gb or 4Gb product. The first two address cycles are column address that must be set as 00h. For the third cycle, select a page in the range of 00h through 1Dh. The fourth and fifth cycle is fixed at 00h. Next, up to 2,112 bytes of data can be loaded into data register. The bytes other than those to be programmed do not need to be loaded. Random Data Input (85h) command in this device is prohibited. The Page Program confirm (10h) command initiates the programming process. The internal control logic automatically executes the programming algorithm, timing and verification. Please note that **no partial-page program** is allowed in the OTP area. In addition, the OTP pages must be programmed in the ascending order. A programmed OTP page will be **automatically protected**.

Similarly, to read data from an OTP page, set the device to OTP operation mode and then issue the Read (00h-30h) command. The first two address cycles are column address that must be set as 00h and Random Data Output (05h-E0h) command is prohibited as well.

All pages in the OTP area will be protected simultaneously by issuing the Set Feature (EFh-90h-03h) command to set the device to OTP protection mode. After the OTP area is protected, no page in the area is programmable and the whole area cannot be unprotected.

The Read Status (70h) command is the only valid command for reading status in OTP operation mode.

OTP Modes and Commands Table

• · · · · · · · · · · · · · · · · · · ·			
		Set feature	Command
OTP Operation mode	Read	EFh-90h ¹ -01h ²	00h-30h
	Page Program	EFh-90h-01h	80h-10h
OTP Protection mode	Program Protect	EFh-90h-03h	80h-10h
OTP Release mode	Leave OTP mode	EFh-90h-00h	

NOTE:

- 90h is OTP status register address.
- 2. 00h, 01h, and 03h are OTP status register data values.

Publication Date: May 2019 Revision: 1.1 34/49



OTP Area Details Table

Description	Value
Number of OTP pages	30
OTP page address	00h – 1Bh
Number of partial page programs for each page in the OTP area	1

NOTE:

1. OTP page address 1Ch and 1Dh are also able to access, however, they both are read only for test mark.

Read Status

A status register on the device is used to check whether program or erase operation is completed and whether the operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the status register to I/O pins on the falling edge of \overline{CE} or \overline{RE} , whichever occurs last. These two commands allow the system to poll the progress of each device in multiple memory connections even when R/ \overline{B} pins are common-wired. \overline{RE} or \overline{CE} does not need to toggle for status change.

The command register remains in Read Status mode unless other commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command (00h) is needed to start read cycles.

Status Register Definition for 70h Command

I/O	Page Program	Block Erase	Cache Program	Read	Cache Read	Definition
I/O0	Pass / Fail	Pass / Fail	NA	NA	NA	Pass: "0" Fail: "1"
I/O1	NA	NA	NA	NA	NA	Don't cared
I/O2	NA (Pass / Fail, OTP)	NA	NA	NA	NA	Don't cared
I/O3	NA	NA	NA	NA	NA	Don't cared
I/O4	NA	NA	NA	NA	NA	Don't cared
I/O5	NA	NA	True Ready / Busy	NA	True Ready / Busy	Busy: "0" Ready: "1"
I/O6	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Busy: "0" Ready: "1"
I/O7	Write Protect	Write Protect	Write Protect	Write Protect	Write Protect	Protected: "0" Not Protected: "1"

Note:


- 1. I/Os defined NA are recommended to be masked out when Read Status is being executed.
- 2. N: current page, N-1: previous page.



Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Four read cycles sequentially output the manufacturer code (C8h), and the device code and 3rd, 4th and 5th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it.

Read ID Operation



ID Definition Table

ID Access command = 90h

ID Definition Table (00h)


Maker Code	Device Code	3 rd Cycle	4 th Cycle	5 th Cycle
C8h	D1h	80h	95h	42h

ID Definition Table (20h)

1 st Cycle	2 nd Cycle	3 rd Cycle	4 th Cycle
4Fh	4Eh	46h	49h

Reset

The device offers a reset feature, executed by writing FFh to the command register. When the device is in busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when $\overline{\text{WP}}$ is high. If the device is already in reset state a new reset command will be accepted by the command register. The R/ $\overline{\text{B}}$ pin changes to low for t_{RST} after the Reset command is written. Refer to Figure below.



Device Status

	After Power-up	After Reset	
Operation mode	00h Command is latched	Waiting for next command	


Publication Date: May 2019 Revision: 1.1 36/49



Cache Read

Cache Read is an extension of Page Read, and is available only within a block. The normal Page Read command (00h-30h) is always issued before invoking Cache Read. After issuing the Cache Read command (31h), read data of the designated page (page N) are transferred from data registers to cache registers in a short time period of t_{DCBSYR}, and then data of the next page (page N+1) is transferred to data registers while the data in the cache registers are being read out. Host controller can retrieve continuous data and achieve fast read performance by iterating Cache Read operation. The Read Start for Last Page Cache Read command (3Fh) is used to complete data transfer from memory cells to data registers.


Read Operation with Cache Read







READY/BUSY

The device has a R/\overline{B} output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/\overline{B} pin is normally high but transition to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/\overline{B} outputs to be Or-tied. Because pull-up resistor value is related to tr (R/\overline{B}) and current drain during busy (ibusy), an appropriate value can be obtained with the following reference chart. Its value can be determined by the following guidance.





RP vs tRHOH vs CL



Rp value guidence

$$Rp (min) = \frac{Vcc (Max.) - Vol (Max.)}{Iol + \Sigma IL} = \frac{3.2 \text{ V}}{8 \text{ mA} + \Sigma IL}$$

where I_L is the sum of the input currents of all devices tied to the R/ \overline{B} pin. R_P (max) is determined by maximum permissible limit of tr




Data Protection & Power-up sequence

The timing sequence shown in the figure below is necessary for the power-on/off sequence.

The device internal initialization starts after the power supply reaches an appropriate level in the power on sequence. During the initialization the device R/\bar{B} signal indicates the Busy state as shown in the figure below. In this time period, the acceptable commands are 70h.

The WP signal is useful for protecting against data corruption at power on/off.


AC Waveforms for Power Transition



Write Protect Operation


Enable WP during erase and program busy is prohibited. The erase and program operations are enabled and disable as follows.

Enable Programming:




Note: WP keeps "High" until programming finish.

Disable Programming:






Enable Eraseing:



Note: $\overline{\text{WP}}$ keeps "High" until erasing finish.

Disable Erasing:





BLOCK LOCK Operation

The block lock feature protects either the entire device ranges of blocks from being programmed and erased. Using the block lock feature is preferable to using WP to prevent PRORAM and ERASE operations. Contact to ESMT for using this feature.


Read Parameter Page Operation

Read Parameter Page (ECh) command is used to read the ONFI parameter page programmed into the target. This command is accepted by the target only when the die(s) on the target is idle. Writing ECh to the command register puts the target in read parameter page mode. The target stays in this mode until another valid command is issued.

When ECh command is followed by one 00h address cycle, the target goes busy for tR. If the Read Status (70h) command is used to monitor for command completion, the Read mode (00h) command must be used to re-enable data output mode.

A minimum of three copies of the parameter page are stored in the device. Each parameter page is 256 bytes. Random Data Output (05h-E0h) can be used to change the location of data output.

Read Parameter Page Operation



Publication Date: May 2019
Revision: 1.1 41/49



Byte	Description	Value				
0-3	Parameter page signature ("O", "N", "F", "I")	4Fh, 4Eh, 46h, 49h				
4-5	Revision number	02h, 00h				
6-7	Features supported	10h, 00h				
8-9	Optional commands supported	33h, 00h				
10-31	Reserved	All 00h				
32-43	Device manufacturer	50h, 4Fh, 57h, 45h, 52h, 43h, 48h, 49h, 50h, 20h, 20h, 20h				
44-63	Device model	50h, 53h, 55h, 31h, 47h, 41h, 33h, 30h, 44h, 54h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20				
64	Manufacturer ID	C8h				
65-66	Date code	00h, 00h				
67-79	Reserved	All 00h				
80-83	Number of data bytes per page	00h, 08h, 00h, 00h				
84-85	Number of spare bytes per page	40h, 00h				
86-89	Number of data bytes per partial page	00h, 02h, 00h, 00h				
90-91	Number of spare bytes per partial page	10h, 00h				
92-95	Number of pages per block	40h, 00h, 00h, 00h				
96-99	Number of blocks per unit	00h, 04h, 00h, 00h				
100	Number of logical units	01h				
101	Number of address cycles	22h				
102	Number of bits per cell	01h				
103-104	Number of maximum bad blocks per unit	14h, 00h				
105-106	Block endurance	01h, 05h				
107	Guaranteed valid blocks at beginning of target	01h				
108-109	Block endurance of guaranteed valid blocks	00h, 00h				
110	Number of partial programs per page	04h				
111	Partial programming attributes	00h				
112	Number of bits ECC	01h				
113	Number of Interleaved address bits	00h				
114	Interleaved operation attributes	00h				
115-127	Reserved	All 00h				
128	I/O pin capacitance	08h				
129-130	Timing mode support	1Fh, 00h				
131-132	Program cache timing mode support	1Fh, 00h				
133-134	tPROG (max)	B6h, 03h				
135-136	tBERS (max)	10h, 27h				
137-138	tR (max)	19h, 00h				
139-140	tCCS (min)	64h, 00h				

Publication Date: May 2019 Revision: 1.1 42/49

141-163	Reserved	All 00h
164-165	Vendor-specific revision number	01h, 00h
166	Two-Plane Page Read support Bit[7:1]: Reserved (0) Bit 0: 0= Doesn't support Two Plane Page Read	00h
167	Read cache support Bit[7:1]: Reserved (0) Bit 0: 0= Doesn't support ONFI-specific read cache	00h
168	Read Unique ID support Bit[7:1]: Reserved (0) Bit 0: 0= Doesn't support ONFI-specific Read Unique ID	00h
169	Programmable output impedance support Bit[7:1]: Reserved (0) Bit 0: 0= Doesn't support programmable output impedance support	00h
170	Number of programmable output impedance support settings Bit[7:3]: Reserved (0) Bit[2:0]: Number of programmable IO output impedance settings	00h
171	Reserved	00h
172	Programmable R / B pull-down strength support Bit[7:1]: Reserved (0)	00h
	Bit 0: 0= Doesn't support programmable R /B pull-down strength	
173	Reserved	00h
174	Number of programmable R / B pull-down strength support Bit[7:3]: Reserved (0)	00h
	Bit[2:0]: Number of programmable R / B pull-down strength settings	
175	Bit 0: 1= support OTP mode	01h
176	OTP page start Bit[7:0] = Page where OTP page space begins	00h
177	OTP Data Protect address Bit[7:0] = Page address to use when issuing OTP Data Protect command	00h
178	Number of OTP pages Bit[15:5]: Reserved (0) Bit[4:0] = Number of OTP pages	1Ch
179	OTP Feature Address	90h
180-253	Reserved	All 00h
254-255	Integrity CRC	Set at test
256-511	Values of bytes 0-255	Values of bytes 0-255
512-767	Values of bytes 0-255	Values of bytes 0-255
768+	Additional redundant parameter pages	




Read Unique ID Operation

Read Unique ID (EDh) command is used to read a unique identifier programmed into the target. This command is accepted by the target only when the die(s) on the target is idle. Writing EDh to the command register puts the target in read unique ID mode. The target stays in this mode until another valid command is issued.

When EDh command is followed by one 00h address cycle, the target goes busy for tR. If the Read Status (70h) command is used to monitor for command completion, the Read mode (00h) command must be used to re-enable data output mode. After tR completes, the host enables data output mode to read the unique ID.

Sixteen copies of the unique ID data are store in the device. Each copy is 32 bytes. The first 16 bytes of a 32-byte copy are unique ID data, and the second 16 bytes are the complement of the first 16 bytes of FFh, then that copy of the unique ID data is correct. In the event that a non-FFh result is returned, the host can repeat the XOR operation on a subsequent copy of the unique ID data. Random Data Output (05h-E0h) can be used to change the location of data output.


Read Unique ID Operation





PACKING DIMENSION

48-LEAD TSOP(I) (12x20 mm)




Symbol	Dime	ension i	n mm	Dime	nsion in	inch	Symbol	Dimension in mm		Dimension in inch			
Symbol	Min	Norm	Max	Min	Norm	Max	Symbol	Min	Norm	Max	Min	Norm	Max
Α			1.20			0.047	D	20	0.00 B	SC	0.	787 BS	SC
A 1	0.05		0.15	0.006		0.002	D 1	18	3.40 B	SC	0.	724 BS	SC
A 2	0.95	1.00	1.05	0.037	0.039	0.041	E	12	2.00 B	SC	0.4	472 BS	SC
b	0.17	0.22	0.27	0.007	0.009	0.011	е	0	.50 BS	C	0.0	020 BS	SC
b1	0.17	0.20	0.23	0.007	0.008	0.009	L	0.50	0.60	0.70	0.020	0.024	0.028
С	0.10		0.21	0.004		0.008	θ	0 °		8 °	0 °		8 °
c1	0.10		0.16	0.004		0.006							



PACKING DIMENSIONS

63-BALL 1G NAND Flash (9x11 mm)




	D	mension in mi	m	Dimension in inch			
Symbol	Min	Norm	Max	Min	Norm	Max	
Α			1.00			0.039	
A ₁	0.25		0.35	0.010		0.014	
A_2		0.60 BSC		0.024 BSC			
Фb	0.40		0.50	0.016		0.020	
D	10.90	11.00	11.10	0.429	0.433	0.437	
E	8.90	9.00	9.10	0.350	0.354	0.358	
D ₁		8.80 BSC		0.346 BSC			
E ₁		7.20 BSC		0.283 BSC			
е	0.8 BSC			0.031 BSC			
CCC			0.10			0.004	

Controlling dimension : Millimeter.



PACKING DIMENSIONS

67-BALL Flash (6.5x8 mm)



Symbol	Dim	ension in	mm	Dime	ension in	inch
	Min Norm Max		Min	Norm	Max	
Α			1.00			0.039
A ₁	0.22	0.27	0.32	0.009	0.011	0.013
A ₂	0.61 0.66		0.71	0.024	0.024 0.026	
Фь	0.30	0.35	0.40	0.012	0.014	0.016
D	6.40	6.50	6.60	0.252	0.256	0.260
E	7.90	8.00	8.10	0.311	0.315	0.319
D ₁		5.60 BSC		0.220 BSC		
E ₁		7.20 BSC		(0.283 BSC	3
е		0.80 BSC			0.031 BSC)

Controlling dimension: Millimeter.

(Revision date: Jun 29 2014)



Revision History

Revision	Date	Description
0.1	2016.11.22	Original
0.2	2017.01.19	 Modify Product ID Modify tLPROG and tBERS specifications Add One-Time Programmable (OTP) Operations function Status Register Definition for 70h Command modify Read Parameter Page Operation 133-134 modify
0.3	2017.08.08	Modify BLOCK LOCK Operation description
1.0	2018.06.29	Delete Preliminary Correct typo
1.1	2019.05.09	Modify the value of parameter page table

Publication Date: May 2019 Revision: 1.1 48/49



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: May 2019 Revision: 1.1 49/49