**ESMT** 

Operation Temperature Condition -40 ℃~85 ℃

## Mobile SDRAM

# 512K x 16Bit x 2Banks Mobile Synchronous DRAM

#### **FEATURES**

- 1.8V power supply
- LVCMOS compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
  - CAS Latency (2 & 3)
  - Burst Length (1, 2, 4, 8 & full page)
  - Burst Type (Sequential & Interleave)
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- Special Function Support.
  - PASR (Partial Array Self Refresh )
  - TCSR (Temperature compensated Self Refresh)
  - DS (Driver Strength)
- DQM for masking
- Auto & self refresh
- 32ms refresh period (2K cycle)

#### **GENERAL DESCRIPTION**

The M52D16161A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


#### ORDERING INFORMATION

Product ID	Max Freq.	Package	Comments
M52D16161A-6TIG	166MHz	50 Pin TSOP(II)	Pb-free
M52D16161A-7.5TIG	133MHz	50 Pin TSOP(II)	Pb-free
M52D16161A-10TIG	100MHz	50 Pin TSOP(II)	Pb-free

## **PIN CONFIGURATION (TOP VIEW)**

(TSOPII 50L, 400milX825mil Body, 0.8mm Pin Pitch) ☐ Vss VDD□ DQ15 □ 2 DQ0 49 □ 3 DQ1 DQ14 48 □ 4 □ Vssq Vssq 47 □ 5 DQ2 □ DQ13 46 □ 6 DQ3 45 □ DQ12 □ 7 ☐ VDDQ VDDQ44 DQ4 □ 8 □ DQ11 DQ5 □ 9 □ DQ10 Vssq □ 10 41 ☐ Vssq DQ6 □ 11 40 DQ9 DQ7 □ 12 39 DQ8 □ V D D Q 13 VDDQ 38 □ N.C/RFU LDQM 14 37 🗆 UDQM WE 36 15 CLK
CKE
N.C
A9
A8 CAS 35 16 RAS 17 34  $\overline{\mathsf{C}\,\mathsf{S}}$ 18 33 ВА 19 32 A10/AP [ 20 31 Α0 21 30 \_\_\_\_ A6 22 Α1 29 ☐ A5 23 A 2 28 ☐ A4 A 3 24 27 ☐ Vss VDD 25 26

#### **FUNCTIONAL BLOCK DIAGRAM**



### **PIN FUNCTION DESCRIPTION**

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM.
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle.  CKE should be enabled at least one cycle prior to new command.  Disable input buffers for power down in standby.
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, column address : CA0 ~ CA7
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low.  Enables column access.
WE	Write Enable	Enables write operation and row precharge.  Latches data in starting from CAS, WE active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, t <sub>SHZ</sub> after the clock and masks the output.  Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.

Publication Date: Aug. 2010

Revision: 1.4 2/31



#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin,Vout	-1.0 ~ 2.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 2.6	V
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	PD	0.7	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V,  $T_A = -40 \,^{\circ}\text{C} \sim 85 \,^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD, VDDQ	1.7	1.8	1.9	V	
Input logic high voltage	Vih	0.8 x VDDQ	1.8	V <sub>DDQ</sub> +0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.3	V	2
Output logic high voltage	Vон	V <sub>DDQ</sub> - 0.2	-	-	V	Iон =-0.1mA
Output logic low voltage	Vol	-	-	0.2	V	I <sub>OL</sub> = 0.1mA
Input leakage current	lı∟	-10	_	10	uA	3
Output leakage current	Іоь	-10	_	10	uA	4

**Note:** 1. Vih (max) = 2.2V AC for pulse width  $\leq$  3ns acceptable.

- 2.  $V_{IL}$  (min) = -1.0V AC for pulse width  $\leq$  3ns acceptable.
- 3. Any input  $0V \le V_{IN} \le V_{DDQ}$ , all other pins are not under test = 0V.
- 4. Dout is disabled,  $0V \leq V_{OUT} \leq V_{DDQ}$ .

## **CAPACITANCE** ( $V_{DD}$ = 1.8V, $T_A$ = 25 $^{\circ}C$ , f = 1MHz)

Pin	Symbol	Min	Max	Unit
CLOCK	Cclk	2.0	4.0	pF
RAS, CAS, WE, CS, CKE, LDQM, UDQM	Cin	2.0	4.0	pF
ADDRESS	CADD	2.0	4.0	pF
DQ0 ~DQ15	Соит	3.5	6.0	pF

Publication Date : Aug. 2010 Revision : 1.4 3/31



#### **DC CHARACTERISTICS**

(Recommended operating condition unless otherwise noted,  $T_A$  = -40  $^{\circ}C$  ~ 85  $^{\circ}C$  )

Parameter	Symbol	Test Condition			Vers	sion		Unit	Note
raiailletei	Symbol			-6	-7	.5	-10	Oilit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 trc ≥ trc (min), tcc ≥ tcc (min	n), lot= 0mA	50	4	5	40	mA	1
Precharge Standby	Ісс2Р	CKE ≤ V <sub>IL</sub> (max), tcc =15ns			0.	18		mA	
Current in power-down mode	Icc2PS	CKE ≤ Vı∟(max), CLK ≤ Vı∟(max	$\alpha$ ), tcc = $\infty$		0.	15		mA	
Precharge Standby Current in non	ICC2N	CKE $\geq$ V <sub>IH</sub> (min), $\overline{CS} \geq$ V <sub>IH</sub> (min) Input signals are changed one	, .		5.	.5		mA	
power-down mode	Icc2NS	CKE ≥ V <sub>I</sub> H(min), CLK ≤ V <sub>I</sub> L(max Input signals are stable	), tcc = ∞		1	I		mA	
Active Standby Current	Іссзр	CKE ≤ V <sub>IL</sub> (max), tcc = 15ns		2.5				mA	
in power-down mode	Icc3PS	$CKE \leq V_{IL}(max), CLK \leq V_{IL}(r)$	max), tcc = ∞	2			IIIA		
Active Standby Current in non power-down mode	Іссзи	CKE $\geq$ V <sub>IH</sub> (min), $\overline{\text{CS}} \geq$ V <sub>IH</sub> (min) Input signals are changed one All other pins $\geq$ V <sub>DD</sub> -0.2V or	time during 2clks	12				mA	
(One Bank Active)	Іссзиѕ	CKE ≥ V <sub>IH</sub> (min), CLK ≤ V <sub>I</sub> L(max Input signals are stable	$x$ ), tcc = $\infty$		6	6		mA	
Operating Current (Burst Mode)	Icc4	IoL = 0 mA, Page Burst All Band Activated, t <sub>CCD</sub> = t <sub>CCD</sub> (	min)	70	6	5	60	mA	1
Refresh Current	Icc5	trfc ≥ trfc(min)		55	5	0	45	mA	2
			TCSR range				85	°C	
Oak Dafaada Oomaad		01/5 < 0.01/	2 Banks	160		180			
Self Refresh Current	Icc6	6 CKE ≤ 0.2V	1 Bank	140		160		uA	
			1/2 Bank	130	130		140		
Deep Power Down Current	Icc7	CKE≤0.2V			1	0		uA	

Note: 1. Measured with outputs open. Addresses are changed only one time during tcc(min).


2. Refresh period is 32ms. Addresses are changed only one time during tcc(min).

Publication Date: Aug. 2010

Revision: 1.4 4/31

#### AC OPERATING TEST CONDITIONS (VDD=1.8V $\pm$ 0.1V, TA= -40 °C ~ 85 °C)

Parameter	Value	Unit
Input levels (Vih/Vil)	0.9 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Fig.2	



(Fig.2) AC Output Load Circuit

#### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Version		Unit	Note
Faraille	raianietei		-6	-7.5	-10	Onit	Note
Row active to row ac	tive delay	trrd(min)	12	15	20	ns	1
RAS to CAS delay		trcd(min)	18	22.5	30	ns	1
Row precharge time		trp(min)	18	22.5	30	ns	1
Row active time		tras(min)	30	37.5	50	ns	1
Row active time	Row active time		100			us	
Row cycle time	@ Operating	trc(min)	60	67.5	80	ns	1
Now cycle time	@ Auto refresh	trfc(min)	66	67.5	80	ns	1, 5
Last data in to new c	ol. Address delay	tcpl(min)	1			CLK	2
Last data in to row pr	recharge	trdl(min)	2			CLK	2
Last data in to burst	Last data in to burst stop		1			CLK	2
Col. Address to col. A	Address delay	tccp(min)	1		CLK	3	
November of collections and determined		CAS latency = 3	2			00	4
Number of valid outp	ui uaia	CAS latency = 2	1		ea	4	

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.
- 5. A new command may be given t<sub>RFC</sub> after self refresh exit.

Publication Date: Aug. 2010 Revision: 1.4

Elite Semiconductor Memory Technology Inc.

5/31



## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Cumala al		-6	-7	<b>'</b> .5	-	10	Unit	Note
Para	meter	Symbol	Min	Max Min		Max	Min	Max	Unit	Note
CLK cycle time	CAS Latency = 3	<b>t</b> cc	6	1000	7.5	1000	10	1000	ns	1
CLK Cycle time	CAS Latency = 2	icc	10	1000	12	1000	15	1000	115	'
CLK to valid	CAS Latency = 3	<b>t</b> sac	-	5.5	-	6	-	9	no	1, 4
output delay	CAS Latency = 2	LSAC	-	9	-	10	-	12	ns	1, 4
Output data hold	time	tон	2.5	-	2.5	-	2.5	-	ns	2
CLK high pulse w	vidth	<b>t</b> ch	2.5	-	2.5	-	3	-	ns	3
CLK low pulse wi	dth	<b>t</b> cL	2.5	-	2.5	-	3	-	ns	3
Input setup time		<b>t</b> ss	2	-	2.5	-	3	-	ns	3
Input hold time		<b>t</b> sh	1	-	1	-	1	-	ns	3
CLK to output in	Low-Z	<b>t</b> slz	1	-	1	-	1	-	ns	2
CLK to output in	CAS Latency = 3	touz	-	5.5	-	6	-	9	ne	
Hi-Z	CAS Latency = 2	<b>t</b> sHz	-	9	-	10	-	12	ns	-

\*All AC parameters are measured from half to half.


Note: 1.Parameters depend on programmed CAS latency.

- 2.If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.
- 3.Assumed input rise and fall time (tr & tf)=1ns.


  If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.
- 4. t<sub>SAC</sub> at CL = 3 for -6 speed grade with no load is 5.5ns and is guaranteed by design.

Publication Date: Aug. 2010 Revision: 1.4 **6/31** 

## **Mode Register**



### **Mode Register Write Timing**




Publication Date : Aug. 2010

Revision: 1.4 7/31

**ESMT** 

## **Extended Mode Register**



Remark R: Reserved

Publication Date : Aug. 2010 Revision : 1.4 **8/31** 

Elite Semiconductor Memory Technology Inc.



## **Burst Length and Sequence**

(Burst of Two)

Starting Address (column address A0 binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
0	0,1	0,1
1	1,0	1,0

#### (Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3,2,1,0

#### (Burst of Eight)

Starting Address (column address A2-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 1Mx16 device.

#### **POWER UP SEQUENCE**

- 1.Apply power and start clock, attempt to maintain CKE= "H", L(U)DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5.Issue mode register set command to initialize the mode register.
- 6.Issue an extended mode register set command to define special function of the device after normal MRS.
- Cf.)Sequence of 4~6 is regardless of the order.

Publication Date: Aug. 2010 9/31

Revision: 1.4

#### SIMPLIFIED TRUTH TABLE

COMMAND			CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	ВА	A10/AP	A9~A0	Note
	Mode Register Set		Н	Х	L	L	L	L	Х	OP CODE		1,2	
Register	egister Extended Mode Register Set		Н	Х	L	L	L	L	Х	OP CODE		1,2	
	Auto Refresh		Н	Н				Н	Х	X X			3
Refresh		Entry	П	L				^		3			
Renesii	Self Refresh	Exit	L	Н	L	Н	Н	Н	Х	X		3	
		LAIL			Н	Х	Х	Х				3	
Bank Active & Roy	v Addr.		Н	X	L	L	Н	Н	Х	V Row Address			
Read &	Auto Precharge Disable  Auto Precharge Enable		   H	X	L	Н	L	Н	x	V	L	Column Address	4
Column Address										Н	Н	(A0~A7)	4,5
Write & Column	Auto Precharge Disable  Auto Precharge Enable		Н	х	L	Н	L	L	Х	V L H	Column	4	
Address											Н	Address (A0~A7)	4,5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х	,	6
Precharge	Bank Selection	n	Н	Х	L		Н		L X	V	L	Х	4
Frecharge	Both Banks		11	^		L				X H X		4	
Clock Suspend or	i	Entry	Н	L	Н	Х	Х	Х	Х	X			
Active Power Dow					L	V	V	V					
		Exit	L	Н	Х	Х	X	X	Х				
		Entry	Н	L	H	X	X	X	X				
Precharge Power	Precharge Power Down Mode		•••		L	Н	Н	Н		X			
Exit		Exit	L	Н	H	X V	X V	X	Х				
DQM			Н		X V X			7					
No Operation Command			Н		Н	Х	Х	Х		X			
			Н	Х	L	Н	Н	Н	Х				
Deep Power Down Mode Entry Exit		Н	L	L	Н	Н	L	Х	- X				
		L	Н	Χ	Х	Х	Х	Х		, ,			

(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

#### Note:

1. OP Code: Operation Code

A0~ A10/AP, BA: Program keys.(@MRS). BA=0 for MRS and BA=1 for EMRS.

2. MRS/EMRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto / self refresh can be issued only at both banks precharge state.

4. BA: Bank select address.

If "Low": at read, write, row active and precharge, bank A is selected. If "High": at read, write, row active and precharge, bank B is selected. If A10/AP is "High" at row precharge, BA ignored and both banks are selected.


5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read /write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

Publication Date: Aug. 2010 Revision: 1.4 10/31

# Single Bit Read-Write-Read Cycle (Same Page) @ CAS Latency = 3, Burst Length = 1



:Don't Care



\*Note: 1. All inputs expect CKE & DQM can be don't care when  $\overline{CS}$  is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

ВА	Active & Read/Write				
0	Bank A				
1	Bank B				

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	ВА	Operation				
0	0	Disable auto precharge, leave bank A active at end of burst.				
	1	Disable auto precharge, leave bank B active at end of burst.				
1	0	Enable auto precharge, precharge bank A at end of burst.				
ľ	1	Enable auto precharge, precharge bank B at end of burst.				

4. A10/AP and BA control bank precharge when precharge command is asserted.


A10/AP	BA	Precharge
0	0	Bank A
0	1	Bank B
1	Х	Both Banks

Publication Date: Aug. 2010

Revision: 1.4 12/31



## **Power Up Sequence**




: Don't care

M52D16161A




## Read & Write Cycle at Same Bank @ Burst Length = 4



- \*Note: 1. Minimum row cycle times is required to complete internal DRAM operation.
  - 2. Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tshz) after the clock.
  - 3. Access time from Row active command. tcc\*(trcp +CAS latency-1)+tsac
  - 4. Output will be Hi-Z after the end of burst.(1,2,4,8 bit burst)
    Burst can't end in Full Page Mode.


## Page Read & Write Cycle at Same Bank @ Burst Length = 4



- \*Note: 1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
  - 2. Row precharge will interrupt writing. Last data input, trol before Row precharge, will be written.
  - 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

# **ESMT**


## Page Read Cycle at Different Bank @ Burst Length = 4



\*Note: 1.  $\overline{\text{CS}}$  can be don't cared when  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

## Page Write Cycle at Different Bank @ Burst Length = 4




\*Note: 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by row precharge, both the write and the precharge banks must be the same.

Revision: 1.4 17/31


# **ESMT**

# Read & Write Cycle at Different Bank @ Burst Length = 4




<sup>\*</sup>Note: 1.tcpl should be met to complete write.

## Read & Write Cycle with auto Precharge @ Burst Length = 4



\*Note: 1.tcpl should be controlled to meet minimum tras before internal precharge start (In the case of Burst Length=1 & 2 and BRSW mode)

# Clock Suspension & DQM Operation Cycle @ CAS Latency = 2, Burst Length = 4




:Don't Care

\*Note: 1. DQM is needed to prevent bus contention.

Revision: 1.4 20/31

## Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length = Full page






\*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

2. About the valid DQs after burst stop, it is same as the case of RAS interrupt. Both cases are illustrated above timing diagram. See the label 1, 2 on them. But at burst write, burst stop and RAS interrupt should be compared carefully. Refer the timing diagram of "Full page write burst stop cycle".

3. Burst stop is valid at every burst length.

Elite Semiconductor Memory Technology Inc.

## Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length = Full page




\*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

2. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trade.

DQM at write interrupted by precharge command is needed to prevent invalid write. Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.

## Burst Read Single bit Write Cycle @ Burst Length = 2




\*Note: 1. BRSW modes is enabled by setting A9 "High" at MRS(Mode Register Set).

At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated.

Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.


## Active/Precharge Power Down Mode @ CAS Latency = 2, Burst Length = 4



- \*Note: 1. Both banks should be in idle state prior to entering precharge power down mode.
  - 2. CKE should be set high at least 1CLK+tss prior to Row active command.
  - 3. Can not violate minimum refresh specification. (32ms)

: Don't care

#### **Deep Power Down Mode Entry & Exit Cycle**



#### Note:

#### DEFINITION OF DEEP POWER MODE FOR Mobile SDRAM:

Deep Power Down Mode is an operating mode to achieve maximum power reduction by cutting the power of the whole memory of the device. Once the device enters in Deep Power Down Mode, data will not be retained. Full initialization is required when the device exits from Deep Power Down Mode.


#### TO ENTER DEEP POWER DOWN MODE


- 1) The deep power down mode is entered by having  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  held low with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  high at the rising edge of the clock. While CKE is low.
- 2) Clock must be stable before exited deep power down mode.
- 3) Device must be in the all banks idle state prior to entering Deep Power Down mode.

#### TO EXIT DEEP POWER DOWN MODE

- 4) The deep power down mode is exited by asserting CKE high.
- 5) 200  $\mu$  s wait time is required to exit from Deep Power Down.
- 6) Upon exiting deep power down an all bank precharge command must be issued followed by two auto refresh commands and a load mode register sequence.

Publication Date: Aug. 2010 Revision: 1.4 25/31





#### \*Note:


#### TO ENTER SELF REFRESH MODE

- 1.  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  &  $\overline{\text{CAS}}$  with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low". cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

#### TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS Starts from high.
- 6. Minimum trace is required after CKE going high to complete self refresh exit.
- 7. 2K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.

Publication Date: Aug. 2010 Revision: 1.4 **26/31** 



\*Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

#### MODE REGISTER SET CYCLE


\*Note: 1.  $\overline{\text{CS}}$  ,  $\overline{\text{RAS}}$  ,  $\overline{\text{CAS}}$  &  $\overline{\text{WE}}$  activation at the same clock cycle with address key will set internal mode register.

- 2. Minimum 2 clock cycles should be met before new RAS activation.
- 3. Please refer to Mode Register Set table.

Elite Semiconductor Memory Technology Inc.

27/31

# **Extended Mode Register Set Cycle**




\*Both banks precharge should be completed before Extended Mode Register Set cycle.

#### **EXTENDED MODE REGISTER SET CYCLE**

\*Note: 1.  $\overline{\text{CS}}$  ,  $\overline{\text{RAS}}$  ,  $\overline{\text{CAS}}$  &  $\overline{\text{WE}}$  activation at the same clock cycle with address key will set internal extended mode register.

- 2. Minimum 2 clock cycles should be met before new RAS activation.
- 3. Please refer to Extended Mode Register Set table.

# **PACKAGE DIMENSIONS** 50-LEAD TSOP(II) SDRAM (400mil)



Symbol		Dimension in mm	Dimension in inch				
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	-	-	1.20	-	-	0.047	
A1	0.051	0.127	0.203	0.002	0.005	0.008	
A2	0.95	1.00	1.05	0.037	0.039	0.041	
В	0.30	-	0.45	0.012	-	0.018	
B1	0.30	0.35	0.40	0.012	0.014	0.016	
С	0.12	-	0.21	0.005	-	0.008	
C1	0.10	0.127	0.16	0.004	0.005	0.006	
D	20.82	20.95	21.08	0.820	0.825	0.830	
E	11.56	11.76	11.96	0.455	0.463	0.471	
E1	10.03	10.16	10.29	0.394	0.400	0.405	
L	0.40	0.50	0.60	0.016	0.020	0.024	
L1		0.80 REF		0.031 REF			
е		0.80 BSC			0.031 BSC		
Υ	-	-	0.1	-	-	0.004	
$\theta$	0	-	8	0	-	8	

Controlling dimension : Millimeter

Revision: 1.4 29/31



# **Revision History**

Revision	Date	Description
0.1	2008.05.15	Original
0.2	2008.10.03	<ol> <li>Add trac spec.</li> <li>Modify trac and trac spec.</li> <li>Modify the description about self refresh operation</li> </ol>
1.0	2008.12.16	Delete "Preliminary"     Correct t <sub>RP</sub> spec.
1.1	2009.09.03	1. Add -6 speed grade     2. Correct Power up Sequence for EMRS and add the chart of EMRS     3. Add the chart of Deep Power Down Mode
1.2	2010.04.27	Add package description into pin / ball configuration
1.3	2010.05.19	Modify the specification of I <sub>CC3P</sub> and I <sub>CC3PS</sub>
1.4	2010.08.06	Delete BGA package     Add the data of Y(max) into TSOPII package dimension

ESMT

## **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Aug. 2010

Revision: 1.4 31/31